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1. Overview and Summary 
1.1 Scope of this Report 
This document is a summary of research activities and results for the seven-month 
period, 1 April 1989 to 31 October 1989, under the Defense Advanced Research 
Project Agency (DARPA) Submicron Systems Architecture Project. Previous 
semiannual technical reports and other technical reports covering parts of the 
project in detail are listed following these summaries, and can be ordered from 
the Caltech Computer Science Library. 
1.2 Objectives 
The central theme of this research is the architecture and design of VLSI 
systems appropriate to a microcircuit technology scaled to submicron feature sizes. 
Our work is focused on VLSI architecture experiments that involve the design, 
construction, programming, and use of experimental message-passing concurrent 
computers, and includes related efforts in concurrent computation and VLSI design. 
1.3 Highlights 
• Memoryless Mosaic functional on first silicon (sections 2.1 and 4.9). 
• 192-node Symult Series 2010 multicomputer (section 2.2) 
• Program Composition (section 3.1) 
• Cantor for the Mosaic (section 3.2) 
• Testing the asynchronous microprocessor (section 4.1). 
• The limits of delay-insensitivity (section 4.2). 
• Self-timed mesh-routing chips operate at 65MBjs (section 4.7). 
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2. Architecture Experiments 
2.1 Mosaic Project 
Chuck Seitz, Nanette J. Boden, Jakov Seizovic, Don Speck, Wen-King Su, Steve 
Taylor, Tony Wittry 
The Mosaic C is an experimental fine-grain multicomputer, currently in develop-
ment. Each Mosaic node is a single VLSI chip containing a 16-bit processor, a 
three-dimensional mesh router, a packet interface, 16KB of RAM, and a ROM that 
holds self-test and bootstrap code. These nodes are arrayed logically and phys-
ically in a three-dimensional mesh. We are working toward building a 16K-node 
(32X32x16) Mosaic prototype, together with the system software and programming 
tools required to develop application programs. 
The Mosaic can be programmed using the same reactive-process model that 
is used for the medium-grain multicomputers that our group has developed. 
However, the small memory in each node dictates that programs be formulated 
with concurrent processes that are quite small. The Cantor programming system 
supports this style of reactive-process programming by a combination of language, 
compiler, and runtime support. The programmer is responsible only for expressing 
the computing problem as a concurrent program. The resources of the target 
concurrent machine are managed entirely by the programming system. 
The Mosaic project includes many subtasks, which are listed below together 
with their current status: 
Design, layout, and verification of the single-chip Mosaic node. The 
Mosaic C chip with 16KB of memory is 9.0mmx7.4mm in a 1.2J.Lm CMOS process, 
and has 84 pads. Yield characterization indicates that a node with 16KB rather 
than 8KB of primary memory will increase the chip fabrication cost by less than 
30%. Doubling the primary memory at 1.3 x the cost for the prototype is a good 
tradeoff. Additional memory will be particularly helpful for a system that will 
be used extensively for software development. A substantial economy has been 
achieved by using TAB rather than conventional packages, so the total fabrication 
budget has not changed from original estimates. 
A "memory less Mosaic" test chip containing the processor, packet interface, 
router, clock driver, and central timing and memory arbitration was sent to MOSIS 
on August 10th to be fabricated in the 1.6J.Lm SCMOS process. (The memory section 
had been verified earlier.) These chips were returned from fabrication on October 
12th, and have been subjected to preliminary tests. Although there are additional 
tests to perform, this chip appears to operate completely correctly on first silicon, 
with a yield of 47/50 in the preliminary screening. All processor instructions and the 
router have been tested; the packet interface is now being tested. The test fixture 
currently limits speed testing to a clock period of 37ns (27MHz). The chip operates 
correctly with a clock period of 37ns, except for one case. When an incoming packet 
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directs the router to switch the packet onto the next dimension, the minimum clock 
period for correct operation is approximately 65ns. Depending on the nature of the 
design error, this problem may require a design iteration on the memoryless Mosaic. 
(See section 4.9 for additional details.) 
Internal self-test and bootstrap code. Since the Mosaic C is a 
programmable computing element, devoting a portion of the bootstrap ROM to 
self-testing greatly simplifies the logistics of producing these chips in quantity. 
The bootstrap and self-test code will be tested with EPROM connected to the 
memory less Mosaic elements. Additional tests to the channels, which must be 
accomplished by the fabricator's automatic test equipment, are being written. 
Packaging. The packaging design is based on Tape Automated Bonding (TAB) 
of the chips on small circuit boards. The manufacturing and replacement unit will 
contain eight nodes in a logical 2x2x2 submesh. These modules have stacking 
connectors that provide 160 pins on both the top and bottom, and are confined by 
pressure between motherboards to provide a three-dimensional connection structure 
that can be disassembled and reassembled for repair. We are currently evaluating 
suitable connectors. 
Cantor runtime system. A Cantor runtime system has been written in 
Mosaic assembly code, and is now interfaced to the code produced by version 3.0 
of the Cantor programming system. Research is underway on runtime algorithms 
that allow the system to operate robustly in spite of fluctuations in local storage 
demands. For example, if a local receive queue threatens to overflow, a part of the 
receive queue is distributed to another node. (See also section 3.2.) 
Cantor language, compiler, and application studies. We are now 
experimenting with version 3.0 of the Cantor language and compiler, which was 
developed by William C. Athas at the University of Texas at Austin. 
Host interfaces and displays. The three-dimensional mesh structure of the 
Mosaic allows a very large bandwidth around the mesh edges. In order to initiate 
and interact with computations within the Mosaic, we are designing interfaces 
between the Mosaic message network and host computers, and between the message 
network and displays. 
A system that will serve both as a prototype of a host interface and as a software 
development platform is based on eight memory less Mosaic elements connected to 
fast, two-ported, external memories. This workstation add-in board will provide 
an interface that will allow the workstation to monitor the memories of the Mosaic 
elements during program execution. 
In order to provide a high-performance display capability for the Mosaic, we 
have designed a system that uses one 32 x 32 plane of a Mosaic as a rendering engine 
and frame buffer. A detailed design of the video output generator that attaches to 
one edge of this 32x32 plane has been completed; construction awaits finalization 
of packaging decisions. 
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2.2 Second-Generation Medium-Grain Multicomputers* 
Chuck Seitz, Joe Beckenbach, Christopher Lee, Jakov Seizovic, Craig Steele, Wen-
King Su 
Symult Systems has delivered additional contributed equipment over the past seven 
months, with the result that we are now operating a 192-node Symult Series 
2010 multicomputer for applications and a 32-node Symult Series 2010 for system 
development. Utilization of the 192-node system through the Caltech Concurrent 
Supercomputer Facilities has been at a level of approximately 88% of the available 
node-hours. These systems run very dependably, and have yet to exhibit a hardware 
failure. 
Copies of the Cosmic Environment system have been distributed on request to 
20 additional sites during this period, bringing the total copies distributed directly 
from the project to nearly 200. 
We are implementing a new version of the Cosmic Environment host runtime 
system, and adding numerous new features to the Reactive Kernel node operating 
system. The new CE is based internally on reactive-process programming, and will 
allow a more distributed management of a set of network-connected multicomputers. 
The extended RK will support global operations across sets of cohort processes, 
including barrier synchronization, sum, min, max, parallel prefix, and rank. 
Another extension will be the support of distributed data structures, such as sets 
and ordered sets. These new features will be implemented at the RK handler level, 
where the message latency is only a fraction of that at the protected user level. 
The implementation of these algorithms at the handler level permits global and 
distributed-data-structure operations in times that do not greatly exceed those of 
user-level operations dealing with single messages. 
Our Caltech project continues to work closely with DARPA-supported Touch-
stone project at Intel Scientific Computers. Our contributions include the architec-
tural design, message-routing methods and chips, and system software. (See section 
3.3 for a summary of the port of RK to the iPSC /2, and section 4.7 for a summary 
of test results on mesh-routing chips.) 
The Cosmic Cubes that were built in our project in 1983 continue to operate 
reliably. No hard failures were recorded in this seven-month period. The two 
original Cosmic Cubes have now logged 4.2 million node-hours with only four hard 
failures; three of these were chip failures in nodes, and one a power-supply failure. 
A node MTBF in excess of 1,000,000 hours is probable based on this reliability 
experience. 
... This segment of our research is sponsored jointly by DARPA and by grants from 
Intel Scientific Computers (Beaverton, Oregon) and Symult Systems (Monrovia, 
California) . 
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3. Concurrent Computation 
3.1 Program Composition 
K. Mani Chandy, Steve Taylor 
This research investigates the use of program composition as a method of 
developing concurrent programs. The goal is to develop a theory, a notation, 
and an implementation of program composition operators so that programs can 
be developed by putting smaller programs together to get larger ones. The 
compositional approach to programming was described in the previous semiannual 
technical report. New components of this work are: 
1. A primitive set of composition operators (and not merely sequential or 
functional composition) has been implemented, and a proof theory has been 
developed for this set of operators. 
2. The researchers believe that in each application area there are a few problem-
solving paradigms or "templates," and that, formally, these templates are 
user-defined composition operators. Thus, the notation allows user-defined 
composition operators. 
3. The notation is intended to execute on both shared-memory and message-
passing concurrent computers, without modification. A fragment of the notation 
has been implemented on the Connection Machine by Professor Rajive Bagrodia 
at UCLA. 
4. The theory incorporates functional programming ideas, and extends it to 
problems that are not functional. (Most reactive systems are nondeterministic, 
and nonfunctional.) 
5. The researchers have been working with computational fluid dynamicists and 
biologists to identify problem-solving paradigms in these disciplines, and to 
evaluate whether the compositional approach is effective in these areas. 
The theory of program composition has been developed, and a prototype 
implementation in Strand has been completed. Discussions with Caltech faculty 
in Applied Math and Biology have provided initial test cases. Discussions with 
researchers at Aerospace Corporation have allowed an evaluation of program 
composition for tracking and trajectory-computation applications, and have led to 
initial joint research in these applications. 
3.2 Cantor for the Mosaic 
Nanette J. Boden, Chuck Seitz 
With the Cantor version 3.0 compiler and interpreter in place, we are beginning to 
translate a representative subset of our library of Cantor application programs into 
the new version. The purpose of this exercise is twofold: We maintain a library of 
programs for demonstrations, and we continue the process of evaluating the impact 
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of new language features on application programming. The aspects of the Cantor 
3.0 that have the most impact on programming are the incorporation of functions 
and the introduction of message discretion. 
As usual in the development of programming systems, the introduction of 
new capabilities at one level of the system imposes new requirements at other 
levels. In the case of the new features of Cantor 3.0, the introduction of message 
discretion raises the specter of violating the guarantee of message consumption. If 
a process is waiting for the arrival of a particular message, messages received in the 
interim must be buffered. Since the resources of a node are quite limited, physical 
space may not be available for the awaited message to be received. Since infinite 
queueing is theoretically required, we are investigating engineering solutions that 
use the resources of the entire machine, and potentially of secondary memory, to 
approximate infinite queues. 
In addition to implementing runtime support for new language features, we 
are investigating solutions to other problems that became apparent during the 
development of the Mosaic runtime system. In this first version, we made simplifying 
assumptions to minimize both the size and complexity of the runtime support. Two 
of the assumptions that must be seriously addressed in future versions of the runtime 
system are: (1) if an available reference value exists for the creation of a new process 
on a remote node, then enough resources exist on that node for the new process; and 
(2) the code for each process resides on every node. These assumptions are clearly 
unrealistic for the types of memory-intensive computations that we seek to perform. 
Currently, we are devising and evaluating schemes for process placement that do not 
assume available resources on the remote node. We are also devising schemes for 
code partitioning that will maximize the amount of memory available for processes, 
while not introducing excessive overhead for acquiring necessary copies of process 
code. 
3.3 The Cosmic Environment and Reactive Kernel 
Chuck Seitz, Joe Beckenbach, Christopher Lee, Jakov Seizovic, Wen-King Su 
A joint effort with Intel to port the Reactive Kernel to run as the native node 
operating system on the iPSC/2 has successfully achieved its first milestone. 
Our longer-term goal is to run an enhanced version of RK on a future Intel 
multicomputer that is based on the Intel i860 processor. 
The port of the Inner Kernel of RK and of the system-handler layer was 
performed in an intensive effort over a two-week period by Jakov Seizovic, RK's 
original author, and was upgraded to include a preliminary user-process handler by 
Bill Bain of Intel during the following two weeks. The fine-tuning of the message 
performance took another week. This port has shown once again that the modular 
structure of RK provides for simple porting and simplifies debugging, especially 
in the early phases of the port. This preliminary version of RK outperformed 
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the Intel NX operating system by about a factor of two in message latency, 
and achieved equivalent message bandwidth. We have subsequently increased the 
message bandwidth while providing proper fragmentation and reassembly of long 
messages, which increases the fairness of access to the message network. The 
completion of this port is expected to be performed principally by Intel within 
the next two months. 
RK has gotten somewhat ahead of the Cosmic Environment system in its use of 
a layered reactive-process structure. A new version of CE has been designed, and 
is currently being written. 
3.4 Hybrid Distributed Discrete-Event Simulators 
Wen-King Su, Chuck Seitz 
Two hybrid distributed simulators have been written, and their performance results 
are included in the PhD thesis: "Reactive-Process Programming and Distributed 
Discrete-Event Simulation," [Caltech-CS-TR-89-11]. 
In a distributed discrete-event simulation, the simulation subject is divided into 
a number of smaller elements. The elements are distributed over a multicomputer 
or a multiprocessor, and are simulated concurrently. In a conservative simulator, 
null messages are necessary for the progress of a circuit of idling elements. In 
the framework of the Chandy-Misra-Bryant algorithm, elements are simulated 
independently, as if each element is located on a separate node. While this 
framework will achieve good performance on a fine-grain multicomputer, the volume 
of null messages is an unnecessary burden for a medium-grain multicomputer, in 
which many elements share the same node. When nodes are few, the CMB simulator 
does worse than a sequential simulator. 
The goal of the hybrid simulators is to eliminate intra-node null messages by 
combining elements on the same node into a single macro-element. In the hybrid-
1 simulator, macro-elements are simulated internally by a conventional sequential 
simulator. Hybrid-l reduces intra-node messages by eliminating all intra-node null 
messages. It also reduces inter-node messages by synchronizing all element outputs 
in a macro-element. The result is a simulator that equals a sequential simulator on 
a single node and shows a speedup when more nodes are used, regardless of element 
placement. However, the amount of speedup is limited because some concurrency 
is lost to the strict synchronization. In hybrid-2, macro-elements are simulated by 
a combination of CMB and sequential simulators. Elements are constantly moved 
between the two modes as they become blocked or unblocked. Since an element can 
progress as far as its inputs allow, the hybrid-2 can attain the full CMB speedup 
when many nodes are used. However, since element outputs are not synchronized 
in each macro-element, hybrid-2 is sensitive to element placement. 
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3.5 CONCISE* 
Sven Mattisson, Lena Peterson, Chuck Seitz 
The concurrent circuit-simulation program, CONCISE, originally used waveform 
relaxation in conjunction with Jacobi iterations. This method gives high 
concurrency, but other iterative methods have better convergence performance. 
These other methods do not, however, offer the same concurrency as the Jacobi 
method. Thus, we have concentrated recently on developing combinational methods 
that retain the concurrency properties of the Jacobi iterations while improving 
convergence. CONCISE has been enhanced to exploit circuit-node coupling. The 
strongly coupled nodes are solved in a block with a direct method; thus, convergence 
is improved. 
The waveform relaxation method has also been augmented with multicolored 
Gauss-Seidel iterations. Normally, Gauss-Seidel iterations rely on the equations 
being solved in sequence. However, by coloring the circuit graph it is possible to 
find an ordering that gives high concurrency. All equations with one color can be 
solved in parallel, and typically only three to five colors are needed for a circuit to 
yield high concurrency. 
A special version of CONCISE was written to evaluate Jacobian matrix 
coefficients concurrently, while using a single-rate integration method for each 
subsystem. This version is now about to be incorporated in the standard version. 
A plotting program, communicating with CONCISE via messages, has been 
developed. This program displays selected waveforms as they are computed. 
CONCISE was given a thorough workout over the summer performing 
simulations on a 64-node Symult 2010 of 4000-transistor sections of the FMRC2.1 
self-timed mesh-routing chips. These studies were part of characterizing the process-
dependence of the FRMC2.1 design. 
CONCISE is written in C using the CE/RK functions, and now runs on Sun, 
Sequent, Macintosh II (A/UX), Intel iPSC/I, Intel iPSC/2, and Symult Series 2010 
computers. 
3.6 A C-Based Concurrent Programming Language For Multicomputers 
Marcel van der Goot, Alain Martin 
We are defining and implementing a concurrent programming language for message-
passing multicomputers. Since the main difference between multicomputers and 
sequential machines is the possibility of concurrency, we have concentrated in 
our language design on adding concurrency without redefining the complete 
computation model. In particular, since most of our programming experience is 
* This segment of our research is a joint project with the Applied Electronics 
Department of the University of Lund, Sweden. 
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with using imperative sequential languages, we have chosen one such language, C, 
as the basis for our work. C matches well with our desire to design a language that 
is compact but nevertheless useful for writing "real" application programs. 
In our model, a computation consists of a set of independently executing 
sequential processes, plus a set of message-buffers (channels) connecting pairs of 
processes. Processes and channels together form the scrcalled computation graph, 
which can vary dynamically during the computation. A process is a short sequential 
(C) program that can exchange data with its environment by sending or receiving 
messages. A process typically has about the same size as a function; such a fine 
grain size makes the language applicable to a large range of multicomputers. 
We finished a preliminary implementation of a somewhat restricted version of 
the language earlier this summer. In that implementation, a concurrent program 
is compiled into a single UNIX process that is executed on a Sun workstation. 
Currently we are working on a compiler for the complete language, which we hope 
to have running in December or January. 
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4. VLSI Design 
4.1 Testing of the Asynchronous Microprocessor 
Steve Burns, Tony Lee, Drazen Borkovic, Pieter Hazewindus, Alain Martin 
The Asynchronous Microprocessor, described in the previous semiannual technical 
report, has since been thoroughly tested. Chips fabricated at a 2J.Lm feature size 
functioned as intended over a wide range of power supply voltages, temperatures, 
and delays of the external memories. The chips fabricated at 1.6J.Lm, while 
functioning correctly at certain voltages, temperatures, and delays, failed for many 
values of these external parameters. After a detailed analysis, we concluded that 
all the high-level transformations were performed correctly. The problem, instead, 
occurred in the final phase of the compilation, the transformation from production 
rules into networks of CMOS gates. In particular, the values of some isochronic 
forks change too slowly, allowing different gates to interpret the digital value 
inconsistently. These forks were located and the circuits were modified to correct 
the problem. A corrected 1.6J.Lm version of the microprocessor is expected back 
from MOSIS fabrication on December 1st. 
4.2 The Limitations to Delay-Insensitivity in Asynchronous Circuits 
Alain Martin 
Once it was established that the problem in the 1.6J.Lm version of the microprocessor 
was caused by a malfunctioning of an isochronic fork for certain values of the 
external parameters, the question of whether isochronic forks are necessary needed 
to be answered. 
An isochronic fork is used to distribute a variable to several points of the circuit 
as input of several gates. In the discrete model, it is assumed that the different 
copies of the variable have the same values at all times. For this assumption to 
be valid, the following timing requirement has to be fulfilled. A change on the 
input of a fork causes the different outputs to change asynchronously. However, the 
"transition delays" on the different outputs of an isochronic fork must be similar 
enough in length that once a change on one of the outputs of the fork has caused 
another gate to fire, one may conclude that the changes on all the outputs have 
completed. 
Since the definition of isochronic forks violates the delay-insensitivity assump-
tion, and since all efforts to design entirely delay-insensitive circuits have been 
fruitless, we started to suspect that the class of circuits that are entirely delay-
insensitive could be very limited. Indeed, we have been able to prove that an 
entirely delay-insensitive circuit can contain only C-elements, hence settling an im-
portant open question in the theory of asynchronous circuit design, and vindicating 
the compromise to delay-insensitivity implied by the use of isochronic forks. 
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4.3 Tools for Performance Evaluation of Self-timed Circuits 
Steve Burns, Alain Martin 
The compilation method has, in the past, been mostly concerned with correctness, 
not efficiency. With the design of the microprocessor, high performance has become 
a major concern. Two separate analysis tools have been developed in order to 
determine the speed at which self-timed circuits operate. 
The first tool is a simple event-driven simulator that takes, as input, extracted 
circuit layout. Timing analysis is based on the r-model. Good agreement has been 
found between the timing information produced by the simulator and actual results 
obtained from the fabricated chips. The simulator itself is quite efficient, even for 
large circuits; simulation of a single instruction of the microprocessor takes less than 
a second. 
The second tool allows the comparison of various methods of handshaking 
without actually constructing and then simulating the circuit. The fundamental 
sequencing between actions can be determined, in many important cases, by a 
static analysis of a high-level description of the program. The necessary analysis 
involves solution of a finite linear optimization problem. For small problems, it can 
be solved by the enumeration of all the cycles in a so-called "constraint" graph. A 
PROLOG program has been constructed that performs this analysis. 
4.4 Cache Memory for an Asynchronous Microprocessor 
Jose A. Tierno, Alain Martin 
The design of a direct-mapped instruction cache for an asynchronous microprocessor 
is underway. The cache is completely self-timed, both the control part and the RAM 
array. The objective is to make the design suitable for on-chip implementation as 
part of the processor pipeline. 
4.5 Self-Timed Circuits in GaAs 
Jose A. Tierno, Alain Martin 
Experimentation is being done on new transistor configurations for digital circuits 
implemented in Enhancement/Depletion mode MESFET GaAs technology. The 
main characteristics of these configurations are increased noise margins, reduced 
input load, and slightly faster gate delays than conventional DCFL (direct-
coupled FET logic) and SBFL (super buffered fet logic) technology. Extensive 
experimentation has been done using SPICE for simulations, and two chips have 
been sent for fabrication to test some basic circuits. 
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4.6 Testing Self-Timed Circuits 
Pieter Hazewindus, Alain Martin 
We are continuing our investigation into the testability of self-timed circuits. 
Previously we tried to construct a set of circuit elements with which any program 
could be implemented and for which all faults would be testable. This goal seems 
unattainable: We have found that - with one exception - for any isochronic fork 
there is a corresponding fault that is not testable. As we have shown that most 
circuits require isochronic forks, the range of circuits without untestable faults is 
very limited. Hence, without additional circuitry or additional scan points, most 
circuits will have untestable faults. 
To increase the fault coverage it is possible to add a test structure, thus 
connecting all state-holding elements in a queue and thereby reducing the problem 
of testing a sequential circuit to that of testing a combinational one. Test vectors 
are put into the queue, while the results are taken out, similar to scan-type designs 
for synchronous circuits. We speculate that with appropriate conditions on the 
combinational logic, all faults are testable this way; however, for our current design 
style, such a queue would be expensive in area, as the number of state-holding 
elements is much larger than the number of latches in a typical synchronous design. 
We are investigating ways to reduce the number of state-holding elements in the 
queue while maintaining the complete testability. 
4.7 Fast Self-Timed Mesh Routing Chips 
Chuck Seitz 
The FMRC2.1 mesh-routing chips have now been thoroughly characterized by Intel, 
and have been shown to operate at a channel rate of 65MB/s. However, testing 
at Intel also discovered a failure mode that occurs when several channels operate 
concurrently. This failure was traced to collapse of the internal power supply under 
these demanding conditions; thus, it is properly a failure of the packaging rather 
than of the chip design. 
This 132-pin chip devotes the 20 lowest-inductance PGA-package pins to V dd 
and GND, but either a better package or twice as many Vdd and GND pins are 
required. Experiments with a number of alternative packages are now underway, 
and have involved producing a complete set of test vectors for automatically testing 
MRC chips. 
The design and layout of two other versions of the FMRC is now underway. One 
of these versions is designed to minimize latency by using relatively few internal 
FIFO stages. Multicomputer applications benefit from the internal FIFOs, which 
reduce blocking contention, but the tradeoff between throughput and latency is 
different for multiprocessor applications. 
Samples of tested FMRC2.1 chips have been provided in recent months to CMU, 
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MCC, and MIT, in addition to those samples provided earlier to Intel Scientific 
Computers and Symult Systems. 
4.8 Implementing Adaptive Routing in Multicomputer Networks 
Mike Pertei, Chuck Seitz 
We are investigating those performance enhancements in multicomputer routing 
that are achievable through practical adaptive routing strategies. Earlier work 
has demonstrated the potential of multipath routing; our current objective is the 
realization of that potential. The initial phase of this work is the comparison of 
various specific routing algorithms on the basis of low-latency throughput, fault 
tolerance, and traffic diffusion. The algorithm found to exhibit the best performance 
under detailed network simulation will be implemented as a VLSI circuit to replace 
the current Mosaic router. 
4.9 Mosaic C Chips 
Jakov Seizovic, Chuck Seitz, Don Speck, Wen-King Su, Tony Wittry 
The full Mosaic element, a 9.0mmx7.4mm chip in 1.2JLm SCMOS technology, 
introduced us to a number of difficulties in the design of chips that exhibit both 
high complexity (~700K transistors) and fairly high clock rate (40MHz). The clock 
lines cannot be run in minimum-width metal without compromising performance. 
In this design, the memory contributes the largest part of the clock load, and the 
combination of capacitive load and line resistance require that the clock lines be 
run across the backbone of the chip in ~10JLm-wide metal. The critical clock line 
happened to be <jJ2', which is distributed from the clock driver to the memory section 
in the following pattern: 
PHI2-
Processor+router 1 1 ROM 
_____ 1 1 ____ _ 
____________ 1 wide \ ____________ _ 
COL(0)----------COL(1)----------COL(2)----------COL(3) 
1 1 1 1 1 1 1 1 1 1 1 1 
bank(O) bank (4) 1 1 1 1 1 1 
1 1 1 1 1 1 1 1 1 1 1 1 
bank(l) bank (6) 1 1 1 1 1 1 7700 lambda 
1 1 1 1 1 1 1 1 1 1 1 1 high 
bank(2) bank (6) 1 1 1 1 1 1 
1 1 1 1 1 1 1 1 1 1 1 1 
bank(3) bank(7) 1 1 1 1 1 1 
<-------------> <-------------> <-------------> 
3600 lambda 3600 lambda 3600 lambda 
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Analytical and simulation results for this situation were nearly identical. For 
simulation simplicity, the set of three, parallel, minimum-width wires in each vertical 
bundle was treated as one wide wire. Only the left half of the distribution network 
was simulated with SPICE. The result of these simulations confirmed the following 
area-energy-period optimums: (1) a clock driver of 700sq n-channel + 1050sq p-
channel per half of the RAM per phase, and (2) 15>.-wide distribution wires across 
the top for each phase. 
The memory and router sections of the Mosaic were fabricated and tested more 
than a year ago. To test the remaining parts of the full Mosaic element and 
their ability to work together, the processor, packet interface, router, and clock 
driver were integrated onto a "memoryless Mosaic" test chip that was sent to 
MOSIS on August 10th. This test chip was a major milestone for us. A number 
of improvements in the processor instruction set and an increase in the channel 
bandwidth created some design imbalances that required a substantial amount of 
rethinking of the memory arbitration and packet interface. 
The maximum combined data bandwidth of the receive and send parts of the 
packet interface (PI) is equal to 50% of the total memory bandwidth, which is one 
16-bit read or write each clock period (25ns). The original design specifications for 
the PI included the assumption that there would be enough spare memory cycles 
so that the PI would not need to request access to the data bus; it would instead 
use otherwise unused cycles for message transfer from/into the network. 
The increased efficiency of the processor microcode invalidated this assumption, 
and the design of the memory-bus arbitration unit and the PI had to be modified 
to comply with the new specifications. Eight-word buffers were added between the 
memory and the sending part of the packet interface, and between the receiving 
part of the packet interface and the memory. The signals generated by the sender 
and the receiver part of PI to request access to the memory bus include "hysteresis": 
Depending on the amount of space available in the buffers, the PI may either steal 
unused cycles or request exclusive use of the memory. This scheme allows the data 
transfer between memory and buffers to occur in bursts, rather than imposing the 
bus arbitration overhead on every PI m~mory access. 
The new design provides for the data transfer from/into the network at the 
full network bandwidth regardless of the instruction sequence being executed. This 
feature was achieved with a fairly modest increase in complexity: an increase in 
buffering space from two to sixteen words, and an additional state machine to 
handle the bus-request logic. 
We are currently in the process of testing the memory less Mosaic chips that 
were returned from MOSIS fabrication on October 12th. So far, the chips appear to 
function correctly. All processor instructions and router functions operate correctly, 
but there is evidently a slow path in the router. We are investigating this problem. 
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The Limitations to Delay-Insensitivity 
in 
Asynchronous Circuits 
Alain J. Martin 
Department of Computer Science 
California Institute of Technology 
Pasadena CA 91125, USA 
Asynchronous techniques-i.e. techniques that do not use clocks to implement 
sequencing-are currently attracting considerable interest for digital VLSI circuit 
design, in particular when the circuits produced are delay-insensitive. A digital 
circuit is delay-insensitive (d.L) when its correct operation is independent of the 
delays in operators and in the wires connecting the operators, except that the delays 
are finite and non-negative. 
In this paper, we characterize the class of circuits that are entirely delay-
insensitive, and we show that this class is surprisingly limited: Practically all circuits 
of interest fall outside the class since circuits inside the class may contain only C-
elements as multi-input operators. 
1. Circuits as Networks of Gates 
A d.i. circuit is a network of logical operators, or gates. A gate has one or more 
Boolean inputs and one Boolean output. A gate represents a Boolean function: For 
constant values of the inputs, the output takes a value that is defined by a Boolean 
function of the inputs, and possibly the current value of the output. The state of 
the circuit is entirely characterized by the set of input and output variables of the 
gates. 
We assume that all circuits are closed: Each variable is the input of a gate and 
the output of a gate. (We shall see that we can ignore self-loops and postulate that 
a variable is shared by exactly two different gates.) An open circuit is transformed 
into a closed one by representing the environment of the circuit as gates. 
Definitions and Notations. An execution of a simple assignment is called a 
transition. The result of a transition of type x j is the postcondition x; the result of 
a transition of type x 1 is the postcondition -ox. The simple assignments x := true 
and x := false are denoted by x j and xl, respectively. 
A gate with output variable z is defined by the two production rules (p.r.'s): 
Bu ~ zj 
Bd ~ zl 
where Bu is the condition on the input variables for a transition z i to take place, 
and Bd is the condition on the input variables for a transition z 1 to take place-
Bu and Bd are called the guards of the p.r. 'so The two production rules of a gate 
have to fulfil the non-interference requirement. 
1 
Non-interference. -,Bu V -,Bd is invariantly true. 
The result of a production rule is the result of the transition caused by the 
execution of a production rule. 
All production rules with a true guard are executed concurrently. The execu-
tion of a production rule is considered correctly terminated when the result holds. 
The execution of a p.r. correctly terminates except if the guard is falsified before 
the result holds. In that case, the net-effect of the execution is undefined. We 
therefore add a semantic requirement (to be proved invariantly true): stability of a 
guard in a computation. 
Stability. The guard of a production rule is stable in a computation when it is 
falsified only in states where the result of the production rule holds. 
We exclude self-invalidating production rules. A rule with guard g and result 
r is self-invalidating if r => -,g , like, for example, the rules x t--t x land -,x t--t xi. 
The execution of a p.r. in a state where the result holds is called vacuous, and is 
called effective otherwise. From the definition of the execution of a p.r., the vacuous 
execution of a p.r. is equivalent to a skip. Consequently, it is always possible to 
modify the guard of a p.r. so that it does not contain the output variable of the 
gate. (Left as an exercise for the reader.) Hence, we can eliminate self-loops, i.e., 
variables that are input and output of the same gate. In the sequel, unless specified 
otherwise, an execution of a p.r. means an effective execution. 
2. Wires, Forks, and Multiple-Output Gates 
A priori, a wire with input x and output y is the gate defined by the p.r. 's x t--t y i 
and -,x t--t y l. But the composition of any gate, including a wire, with a wire is 
the gate itself with one of its variables renamed. Hence, we can add an arbitrary 
number of wire gates to a circuit definition without actually changing the circuit. 
In order to have a unique network of gates for each circuit, we exclude the wire 
from the repertoire of gates: A wire is just a renaming mechanism for variables. 
We also exclude the fork from the repertoire of gates. A fork has one input and 
at least two outputs. The fork f with input x and outputs y and z is defined by 
the two p.r. 's x t--t y i, z i and -,x t--t y l, z l. The generalization to an arbitrary 
number of outputs is obvious. The gate 
composed with fork f is equivalent to the gate with outputs y and z 
Bu t--t y i, z i 
Bd t--t y l, z l 
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Hence, the fork is just a mechanism for replicating the outputs of a gate and for 
defining gates with an arbitrary number of outputs. But gates defined in this way 
have an important restriction: The effective execution of a production rule of a gate 
contains an effective transition on each output of the gate. 
The only restriction on the class of circuits considered that these definitions and 
conventions introduce is the exclusion of arbitration devices. They do not restrict 
the delay-insensitivity assumption. 
3. Partial Order of Transitions 
The specification of a circuit defines a partial order of actions taken from a repertoire 
of commands. In order to assert that a circuit implements a specification, we relate 
this partial order to some other order relation among transitions of a circuit. And we 
will say that a circuit implements a specification when the partial order of transitions 
in each computation of the circuit contains the specification partial order in a way 
that we will explain later. 
Consider an effective execution of a p.r. with term C of the guard true, and let 
t be the transition of this execution. (We assume that the guard is in disjunctive 
normal form, i.e., it is either a literal, or a term, or a disjunction of terms. A literal 
is a variable or its negation, and a term is a conjunction of literals.) 
We attach to C a set T of transitions in the following way. Each literal of 
C uniquely defines a transition: The literal x is the result of a transition of type 
xi; the literal oX is the result of a transition of type xl. (The initialization of a 
variable is also considered a transition.) By definition, we say that transition t 1S 
a successor of each transition of T . 
From the successor relation, we can now construct a relation -< which IS a 
pre-order, i.e., it is transitive and anti-reflexive. 
Transitivity For any two transitions t1 and t2, we say that t1 -< t2 when t2 is 
a successor of t1, or there exists a transition t3 such that t1 -< t3 and t3 -< t2 . 
Anti-reflexivity t -< t holds for no transition t. 
Anti-reflexivity is satisfied if, for each ring of gates in the circuit, there is always 
at least one p.r. whose guard is true and whose result is false-the ring "oscillates." 
Anti-reflexivity excludes rings of gates that are used to maintain constant values 
of variables, like in cross-coupled device constructions of storage elements. We 
therefore assume that the storage elements are parts of "perfect wires," so to speak, 
which keep the value of a variable until the next transition on the variable. 
Once we have the pre-order relation -<, we construct the partial order ::S by 
defining t1 ::S t2 to mean t1 -< t2 or t1 = t2 . 
Definition. A chain from a to b is a finite, non-empty set {ti' 0 ::; i < n} of 
transitions such that to = a, tn = b, and for all i, 0 < i < n, ti is a successor of 
t i - 1 . By construction, a::s b means that there is a chain from a to b. 
If a -< b, we will somtimes say that b follows a. 
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4. Implementation of Stability 
Consider again an execution of p.r. with guard B and transition t. Either B 
is never falsified once it holds, but then t is the last transition on the variable 
involved-we say that the transition is final. Or B is falsified after a finite number 
of transitions following t. In that case, in order to implement stability, we have to 
see to it that t is completed before B is falsified. 
For all transitions i that falsify B, we have to guarantee t -< i. Hence, 
by definition of the order relation, there must be a transition s such that s is a 
successor of t, and s ~ i. We say that s acknowledges t. 
Acknowledgment Theorem. In a d.i. circuit, each non-final transition t has a 
successor transition. 
By construction of multiple-output gates, we have the 
Corollary. In a d.i. circuit, a non-final transition on an input of a gate has a 
successor transition on each output of the gate. 
5. The Unique-Successor-Set Criterion 
Later on, we shall give a simple criterion to decide whether a given circuit-a net-
work of gates-is delay-insensitive. But such a criterion does not tell us whether 
there exists a d.L circuit for a given specification. We shall therefore formulate a 
more general theorem which characterizes the partially ordered sequences of tran-
sitions that admit a d.L implementation. This criterion enables us to decide that a 
program does not have a d.L implementation without having to construct a circuit. 
A computation is a partially ordered sequence of transitions corresponding to 
a possible execution of a circuit. It is finite if the computation terminates, and 
infinite otherwise. 
Successor Set. In a computation, the successor set of a transition t is the set of 
variables x such that a transition tx on x is a successor of t . 
Unique-Successor-Set Property. A computation has the unique-successor-set 
(USS) property when all non-final transitions on the same variable have the same 
successor set. A set of computations has the USS property when all non-final 
transitions on the same variable have the same successor set in all computations of 
the set. 
Unique-Successor-Set Theorem. A set of computations of a d.i. circuit has the 
USS property. 
Proof. From the definition of the successor of a transition and the corollary, the 
successor set of a non-final transition on a variable, say, y, is the set of output 
variables of the gate of which y is an input. 
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Since this gate is uniquely defined by the circuit topology, the successor set is 
unique for all transitions on y in all computations corresponding to an execution 
of the circuit. 0 
Although the Unique Successor Set Theorem is a direct consequence of the 
Acknowledgment Theorem, its formulation in terms of computations instead of gates 
makes it possible to lift the result from the implementation level to the specification 
level. We assume that whatever specification notation is used-programs, traces, 
regular expressions, temporal logic, etc.-it is possible to derive certain properties 
of the partial ordering of actions involved from the specification. Hence, in the 
sequel, a specification means a partially ordered sequence of actions taken from 
some repertoire of commands. 
Since the partially ordered sequence of actions defining the specification is a 
projection of the sequence of actions implementing it, we shall investigate whether 
the USS property is maintained by projection. 
Definition. Given a computation c on a set V of variables, the projection of c 
on a subset W of V is the computation derived from c by removing all transitions 
on variables of V \ W from the chains of c. The projection of a set of computations 
is the set obtained by projecting each element of the original set. 
Projection Theorem. If a set of computations has the USS property, then its 
projection on a subset of variables has the USS property. 
Proof. By definition, the projection of a set of computations on W can be ob-
tained by removing the elements of V \ W one for one from all chains of each 
computation of the set. We prove the theorem by showing that removing all tran-
sitions on one variable, say, w, maintains the USS property of the set. 
Let x be another variable, and let X be the USS of (all transitions on) x in all 
computations of the set. Either w does not belong to X and X is left unchanged 
by the transformation. Or w is removed from X. But then, for each transition 
tx on x, the successor set of the transition on w that follows tx has to be added 
to the successor set of tx. Since all transitions on w have the same successor set 
in all computations of the set, the new X is the same for all transitions and all 
computations of the set. 0 
EXAMPLE 
The cyclic program *[X; Y] where X and Yare communication commands is 
called a one-place buffer. It is a basic building block of asynchronous circuit design. 
With a four-phase handshaking protocol for implementating the communications, 
an expansion of the program is in terms of elementary variables is: 
*[[xi]; xo i; [.xi]; xo 1; yo i; [yi]; yo 1; [.yil] 
where xi and yi are the input variables, and xo and yo are the output variables. 
The command [B] is a shorthand notation for [B - skip], and can be informally 
described as "wait until B holds". 
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The environment of the circuit can be simply modeled as the two programs: 
*[xi ji [xO]i xi 1i [.xolJ 
*[[YO]i yi ji [·YO]i yi 1]· 
The three programs are concurrent. Now observe that the projection of an infinite 
computation on the input variables of the first program gives the infinite computa-
tion described by the program 
*[xi ji xi 1i yi ji yi 1]· 
Obviously, this infinite computation does not have the USS property and, there-
fore, the closed circuit implementing the three programs is not d.L. But the two 
environment programs can be implemented with an inverter and a wire, which are 
d.L circuits. Hence, a circuit implementing this version of the one-place buffer is 
not d.i.. 0 
6. Specifications and the USS Property 
The Projection Theorem is very useful because we can also define when a specifica-
tion has the USS property, so that if a specification does not have the property, we 
can immediately conclude that there exists no d.i. implementation of the specifica-
tion. The projection from implementation to specification occurs as follows. 
Given is an arbitrary command (or statement) SiS can be of any kind: 
assignment, communication, procedure call, transition of a finite-state machine, 
etc. We make the-in theory slightly restrictive-assumption that an elementary 
variable can be uniquely identified with each command of the repertoire, i.e., the 
transitions on the variable occur in the executions of the command only, and each 
execution of the command contains a transition on the variable. (This assumption 
is needed for the specification theorem only.) 
Consider then a specification implying a certain partial order of actions on a 
given repertoire of commands X, Y, Z, etc. This partial order-which we now 
call the specification-implies the same partial order on a set of transitions on the 
elementary variables x, y, z, etc., that can be uniquely attached to the commands. 
Hence, the specification defines a projection of the computation on the set of 
variables {x, y, Z, ••• }. According to the Projection Theorem, we can then formulate 
the following 
Specification Theorem. If the specification of a circuit does not have the USS 
property, the circuit has no d.i. implementation. 
EXAMPLES The following examples, which we give without proofs, show how limited 
is the class of programs that admit a d.i. implementation. (In the examples, 
all commands are different from the empty command skip.) We assume that the 
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semantics of the program notation is clear enough that we can identify the programs 
with the partial order of actions they represent . 
• Let P = *[81 ; S2; ... Sn] , and assume that there is no equivalent program 
with k < n. (We say that P is a minimal representation. For instance, *[X; X] 
is not minimal since * [X] is an equivalent program.) 
Then P has the USS property only if Si =1= Sj for i =1= j. (That the condition 
is not sufficient is shown by the previous example.) Hence, the "modulo-2 counter" 
*[X; X; Y] and all other "modulo-k counters" have no d.i. implementation . 
• The program *[SI; [Bl -+ S2~B2 -+ S3]; S4] ,with 8 2 =1= S3, does not have the USS 
property. Hence, there is no d.L circuit implementing such a selection command. 
o 
7. Gate characterization of d.i. circuits 
Definition. An n -input gate in which Bu is the conjunction of the n input vari-
ables and Bd is the conjunction of the negations of the n input variables is called 
an n -input C-element. A gate derived from a C-element by negating one or more 
literals in Bu or Bd is also a C-element. 
The Muller-C element is a two-input C-element according to our definition. A 
one-input C-element reduces to either a wire or an inverter. 
C-element Theorem. If each computation of a d.i. circuit contains at least 3 
transitions on each variable, the circuit comprises only C-elements, or gates that 
can be replaced with C-elements. 
Proof. Let x be an arbitrary variable of the circuit; x is the input of gate g 
with output z. We shall prove that g can be implemented as a C-element. 
We consider an arbitrary computation of the circuit. First, observe that be-
cause of the non-interference, all transitions on the same variable are totally ordered. 
And because all transitions are effective, upgoing and downgoing transitions on the 
same variable alternate. 
Since the circuit contains at least 3 (effective) transitions on each variable, at 
least one transition of type x i is followed by a transition of type xl. And at least 
one transition of type x 1 is followed by a transition of type xi. 
Let t1 be a transition of type x i and t2 the transition of type x 1 following 
it. For the guard of the p.r. of t1 to be stable, there must be a transition tz on z 
such that t1 -< tz -< t2. We also know that tz is a successor of t1. 
By the USS theorem and the Projection theorem, there is exactly one transition 
tz on z such that t1 -< tz -< t2. By the same argument, there is exactly one 
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transition on z between a transition of type x 1 and the transition of type x i 
following it. 
Without loss of generality, assume that the first transition on x is of type xi 
and the first transition on z is of type z i. Then, because of the alternation of 
upgoing and downgoing transitions on each variable, each transition of type z i is 
the successor of a transition of type xi. And each transition of type z 1 is the 
successor of a transition of type xl. 
By definition of the successor relation, all terms of guard Bu of 9 contain x. 
Hence, Bu is of the form x /\ Cu , where Cu does not contain x. Symmetrically, 
guard Bd of 9 is of the form oX /\ Cd, where Cd does not contain x. Since this 
property of Bu and Bd holds for each input of g, 9 is a C-element or can be 
replaced with a C-element. 0 
8. For Whom the Bell Tolls? 
Are these results tolling the bell of d.i. design? Actually, not. At worst, they may 
slightly embarass those researchers who claim to have a design method for entirely 
d.L circuits. At best, they vindicate the compromises to delay-insensitivity adopted 
by several asynchronous design methods. 
The compromise I have introduced is that of isochronic forks. In an isochronic 
fork, the transitions on all outputs of the fork are completed when a transition on 
one output has been acknowledged. Hence, some transitions on some outputs of an 
isochronic fork need not be acknowledged, and thus the Acknowledgment Theorem 
does not always hold. 
The extension of a standard repertoire of d.i. gates with isochronic forks is 
sufficient to construct any circuit of interest. I believe it is the weakest possible 
extension in the sense that any other compromise includes isochronic forks. 
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Introduction 
Message-passing concurrent computers, also known as 
multicomputers, such as the Caltech Cosmic Cube [11 
and its commercial descendents, consist of many com-
puting nodes that interact with each other by sending 
and receiving messages over communication channels 
between the nodes [2]. The communication networks 
of the second-generation machines, such as the Symult 
Series 2010 and the Intel iPSC2, employ an oblivioU8 
wormhole routing technique [3,41 that guarantees dead-
lock freedom. The network performance of this highly 
evolved oblivious technique has reached a limit of be-
ing capable of delivering, under random traffic, a stable 
maximum sustained throughput of Ild 45 to 50% of the 
limit set by the network bisection bandwidth. Further 
improvements on these networks will require an adap-
tive utilization of available network bandwidth to diffuse 
local congestions. 
In an adaptive multipath routing scheme, message 
routes are no longer deterministic, but are continuously 
perturbed by local message loading. It is expected that 
such an adaptive control can increase the throughput 
capability towards the bisection bandwidth limit, while 
maintaining a reasonable network latency. While the 
potential gain in throughput is at most only a factor 
of 2 under random traffic, the adaptive approach offers 
additional advantages, such as the ability to diffuse lo-
cal congestions in unbalanced traffic, and the potential 
to exploit inherent path redundancy in richly connected 
networks to perform fault-tolerant routing. The rest of 
this paper consists of an examination of the various fea-
sibility issues and results concerning the adaptive ap-
·The research described in thia paper was aponsored in part 
by the Defense Advanced Research Projects Agency, DARPA Or-
der number 6202, and monitored by the Office of Naval Reaearch 
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from Intel Scientific Computen and Ametek Computer Reaearch 
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proach studied by the authors. A much more detailed 
exposition, including results on performance modeling 
and fault-tolerant routing, can be found in [5]. 
The Adaptive Cut-Through Model 
It is clear that in order for the adaptive multipath 
scheme to compete favorably with the existing oblivious 
wormhole technique, it must employ a switching tech-
nique akin to virtual cut-through [6]. In cut-through 
switching and its blocking variant, which is used in 
oblivious wormhole routing, a packet is forwarded im-
mediately upon receipt of enough header information to 
make a routing decision. The result is a dramatic reduc-
tion in the network latency over the conventional store-
and-forward switching technique under light to mod-
erate traffic. We now describe a simple cut-through 
switching model that provides the context for the dis-
cussion of issues involved in performing adaptive routing 
in multicomputer networks. The following definitions 
develop the notation that will be used throughout the 
rest of the paper. 
Definition 1 A Multicomputer Network, M, is a con-
nected undirected graph, M = G(N, C). The vertices 
of the graph, N, represent the set of computing nodes. 
The edges of the graph, C, represent the set of bidirec-
tional communication channels. 
Definition 2 Let no E N be a node of M. The set, 
C. ~ C, is the set of bidirectional channels connecting 
no to its neighbors in M. 
Definition 3 The width, W, of a channel is the number 
of data wires across the channel. A flit, or flow control 
unit, is the W parallel bits of information transferred in 
a single cycle. The flit is the unit used to measure the 
length of a packet. 
Definition 4. Given a pair of nodes, no and ni, the set, 
Q'i' of routes joining no to ni is the fixed and prede-
termined set of directed acyclic paths from the source 
node, no, to the destination node, ni' 
Definition 5 For each destination node, ni, the prof-
itable channel set, Rai ~ C., is the subset of channels 
connected to n., where C/o E R.j ~ C/o E qm E Q'j. 
In other words, forwarding a packet along the routes in 
Q'i is equivalent to sending it out through a profitable 
channel in R.i' 
Definition 6 For each node, no E N, the Routing Re-
lation R. = {(ni,c/o): ni E N-{no},c/o E R.i} defines 
for each possible destination node, ni E N, its corre-
sponding profitable channel set, R.i' 
Definition 'T The actual path a packet traverses while 
in transit in the communication network is referred to as 
the trajectory of the packet. Packet trajectories are iden-
tical to the packet routes in oblivious routing schemes 
but are non-determini.!tic in our adaptive formulation. 
We assume the following: 
• Long messages are broken into packets that are the 
logical data entities transferred across the network. 
• Packets are of fixed length; ie, packet length = L, 
where L is a network-wide constant. 
• Complete routing information is included in the 
header flit of each packet. 
• Packets are forwarded in virtual cut-through style. 
• A message packet arriving at its destination node 
is consumed. This is commonly known as the con-
.!umption auumption. 
• A node can generate messages destined to any other 
node in the network. 
• Nodes can produce packets at any rate subject to 
the constraint of available buffer space in the net-
work, and packets are source queued. 
• Each node in the network has complete knowledge 
of its own routing relation. 
Figure 1 presents our view of the structure of a node 
in a multicomputer network. Conceptually, a node can 
be partitioned into a computation subsystem, a com-
munication subsystem, and a meNage interface. For 
our purpose, the computation subsystem serves as the 
producer and consumer of the meNages routed by the 
communication subsystem of the node. The message in-
terface consists of dedicated hardware that handles the 
overhead in sending, receiving, and reassembling mes-
sage packets. Internally, the communication subsystem 
consists of an adaptive control and a small number of 
message-packet buffers. Routing decisions are made by 
the adaptive control, based entirely on locally available 
information. The bidirectional channel assumption is 
adopted to allow the network to exploit locality in gen-
eral message-communication patterns. Furthermore, it 
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Figure 1: Structure of a node. 
assures an identical number of input and output com-
munication channels in each node, irrespective of the 
underlying network topology. The fixed-packet-Iength 
assumption is not essential and can be replaced by 
a bounde~packet-Iength assumption, ie, packet length 
:5 L, without invalidating any of our major results. It 
is adopted solely to simplify the exposition. 
Communication Deadlock Freedom 
In any adaptive routing scheme that allows arbitrary 
multipath routing, it is necessary to assure freedom 
from communication deadlock. Communication dead-
lock is caused generically by the existence of cyclic de-
pendencies among communication resources along the 
message routes. Methods to prevent communication 
deadlock have been intensively researched and many 
schemes exist; of these, the methods of structured buffer 
pools [7] and virtual channels [8] are representative. 
In essence, all of these methods approach the prob-
lem by re-mapping any dependency that is potentially 
cyclic into a corresponding acyclic dependency struc-
ture. These methods employ restructuring techniques 
that require information of a global, albeit static, char-
acter. In contrast, a very simple technique that is inde-
pendent of network SHe and topology, using voluntary 
mi.!routing, was suggested in [9] for networks that em-
ploy data exchange operations. Such a preemption tech-
nique utilizes only local information, and is dynamic in 
character. It prevents deadlock by breaking the poten-
tially cyclic communication dependencies into disjoint 
pa.ths of unit length. Voluntary misrouting can be ap-
plied to assure deadlock freedom in cut-through switch-
ing networks, provided the input and output data rates 
across the channels at each node are tightly ma.tched. 
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Figure 2: Two-phase protocol signaling. 
A simple way is to have all bidirectional channelB of 
the same node operate coherently under the protocol 
described next. 
The Coherent Protocol. We now describe the chan-
nel data-exchange protocol in detail. It is used to match 
the transfer rates across all channelB of the same node. 
The protocol employs four control signalB per channel, 
two from each of the communicating partners, and is 
completely symmetric between the partners. The sig-
naling events for a channel, c E C, are: 
• Ro -- Qutput event to the communicating partner 
indicating that this node is Ready to accept an-
other input Hit from its partner. It alBo serves as 
an acknowledgment to its partner of the successful 
completion of the previous transfer cycle. 
• Ri -- !nput event from the communicating part-
ner indicating that the partner is Ready to accept 
another output Hit from this node. It is alBo an 
acknowledgment from the partner of the successful 
completion of the previous transfer cycle. 
• Va -- Qutput event to the communicating partner 
indicating that the data Hit values currently held 
at the output channel of this node are yalid and 
its partner should latch in the held values. 
• v.c -- !nput event from the communicating part-
ner indicating that the data Hit values currently 
asserted at the input channel of this node are Yalid 
and the node should latch in the held values. 
We proceed to define our handshaking protocol across 
channelB of a node, nit E N, in a eSP-like notation [10]: 
*[ R o , ['1c E Cit, Rf]; apply out data; 
Va' ['1c E Cit, V.C ]; latch in data; 
Observe that Ro and Va denote, respectively, the unique 
outgoing Ready and data Valid signaling event to all 
neighbors of nit. This enforces the matching of outgo-
ing data rates. On the other hand, the matching of in-
coming data rates is enforced through the 5ynchronized 
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wait for the Rf and V/ signaling events from all neigh-
bors. The handshaking events, Ro and Rf, interlock 
with events Va' v.c to guarantee the stability and strict 
alternation of each other. The initial state of a chan-
nel has both directions of the channel ready to accept 
a new data Hit, and proceeds thereafter in a demand-
driven fashion. Figure 2 shows a possible conceptual 
realization of the protocol under the two-phase signal-
ing convention [11] popular for off-chip communication. 
Since all the handshaking events defined are local be-
tween nearest neighbors, a network following the coher-
ent protocol is arbitrarily ezten8ible. 
Observe that under cut-through switching, a packet can 
span many different channelB. An outgoing channel oc-
cupied by a packet may not be able to assert Vo until 
after valid data has been asserted by the corresponding 
incoming channel occupied by the packet; this induces 
matching of data rates across the two occupied chan-
nelB. The notion of coherency introduced here is a nat-
ural way to accommodate such potential dependencies 
among the various channelB of a node under cut-through 
switching. Another notion that arises naturally is that 
of a null flit.. To effect a transfer of data in one direc-
tion of a channel while the opposite direction is idle, the 
receiving partner is required to transmit a null Hit in or-
der to satisfy the convention dictated by the exchange 
protocol. 
Deadlock Freedom. We now demonstrate that to as-
sure communication deadlock freedom for networks op-
erating under the coherent protocol, it is sufficient to 
employ voluntary misrouting to prevent potential buffer 
overHow. To proceed, observe that routing under the 
cut-through switching model imposes the following in-
tegrity constraints: 
1. Packets must always be forwarded to neighbors 
with their header Hits transmitted first. In particu-
lar, voluntary misrouting of any internally buffered 
packet must start from the header flit of the se-
lected packet. 
2. Once the Hit stream of a packet has been assigned a 
particular outgoing channel, the assignment must 
be maintained for the remaining cycles until the 
entire packet has been transmitted. 
These constraints exist because all of the necessary rout-
ing information of a packet is encapsulated in the packet 
header. Interrupting a packet flit stream mid-transfer 
would render the latter part of the packet undeliver-
able. To establish deadlock freedom, it is sufficient to 
show that each node can independently complete each 
transfer cycle and initiate a new one, in a bounded pe-
riod, without violating the stated constraints. We now 
show that as long as we have an equal number of in-
put and output channels per node, a conditi~n satisfied 
readily by our bidirectional channel assumptIOn, we can 
always satisfy the stated logical requirements, thereby 
assuring freedom from communication deadlock. 
Theorem 1 Let M denote a coherent multicomputer 
network where each node ha.8 an equal number of input 
and-output channels. If M employs voluntary misrout-
ing to prevent potential buffer overflow, then it is free 
from deadlock. 
Proof. We need to show that buffer overflow can al-
ways be prevented by misrouting without violating the 
cut-through switching integrity constraints . We proceed 
with a counting argument: Let d denote the number of 
channels at a node. During a protocol cycle, there may 
be as many as ,,* ::; d new data flits arriving at the in-
put channels. A fraction of these, 0 ::; ,,' ::; ,,*, are new 
header flits ; the remaining ,,* - ,,' are non-header flits 
of arriving packets. Of these non-header flits , a fraction 
of them, 0 ::; ,," ::; ,,* - ,,', belong to packets that have 
already been assigned output channels, and the remain-
ing ,,* - ,,' - ,," flits belong to waiting packets that are 
buffered inside the node. Therefore, the node has at 
least a total of ,,' + (,,* - ,,' - ",,) header flits that are 
eligible for immediate routing. Hence, in the following 
cycle, a node can find at least ,,'+(,,*-,,'-,,")+,," = ,,* 
flits that can be transmitted or misrouted without vi-
olating the cut-through switching-integrity constraints. 
This assures that no buffer overflow will occur. Since the 
node can always complete its protocol cycles in bounded 
time, the network is free from deadlock. • 
Since the validity of the above proof does not depend 
on a node's storage capacity, deadlock freedom is es-
tablished independent of the amount of available buffer 
space. The simple criterion of having an equal num-
ber of input and output channels is sufficient to a.8sure 
deadlock freedom for a coherent network. In practice, 
additional buffers are needed in order to inject packets 
into the network, and to improve the network perfor-
mance. 
Network Progress Assurance 
The adoption of voluntary misrouting renders communi-
cation deadlock a non-issue. However, misrouting also 
creates the burden of having to demonstrate progress 
in the form of message-delivery assurance. In partic-
ular, a network can run into a livelock. Consider the 
sequence of routing scenarios depicted in figure 3 for 
a bidirectional ring consisting of eight nodes and eight 
packets. Each of the packets consists of four data flits 
that span multiple channels and internal buffers. Sup-
pose the nodes employ the following simple, determin-
istic , packet-to-channel a.8signment rule: Whenever two 
4 
Figure 3: Livelock due to bad assignments . 
incoming packets both request the same outgoing chan-
nel, the packet from the clockwise neighbor always wins. 
Given that , initially, nodes A, C, E, and G each receive 
two packets destined to nodes that are, respectively, dis-
tance two from them in the clockwise direction, after 
four routing cycles, the packets are all back to where 
they started! This example illustrates that packets can 
be forever denied delivery to their destinations even in 
the absence of communication deadlock. 
Channel-access competitions are, however, not the only 
type of conflict that can lead to livelock. Consider the 
situations depicted in figure 4 for the same bidirectional 
ring network. The traffic patterns are coincidental in 
such a way that none of the packets will ever have a 
chance to select its own output channel; rather, at -every 
node, each packet must be forwarded along the only 
remaining channel, in compliance with the voluntary 
misrouting discipline, in order to avoid deadlock. It 
is clear that no matter what a.8signment strategy one 
chooses, it is impollllible to break this kind of live lock 
without adding extra buffers per node. In other words , 
additional mea.8ures and resources have to be introduced 
in order to a.8sure progress, ie, delivery of packets, in the 
network. 
Buffering Discipline and Requirement. In order to 
assure packet delivery in spite of voluntary misrouting, 
extra buffers are required to store packets temporar-
ily. In particular, sufficient buffers must be provided to 
allow the adaptive control to give any newly arriving 
packet a chance to escape preemption if so determined 
by the a.8signment algorithm. We now demonstrate the 
existence of such a solution using a bounded number of 
Figure 4: Livelock due to lack of assignments. 
buffers. We assume the following buffering discipline: 
1. Storage is divided into buffers of equal size; each is 
capable of holding an entire message packet. 
2. Each buffer has exaetly one input and one output 
port; this permits simultaneous reading and writ-
ing. A good example is a FIFO queue of length 
L. 
3. Except as stated below, a buffer can be occupied 
by only one packet at a time. Oftentimes a packet 
may not fill its entire buffer, as in case of a partial 
cut-through. Such a packet occupies both the input 
and output ports to the buffer. 
4. A buffer can be used temporarily to store two pack-
ets at a time, if and only if, one of them is leaving 
through the output port connected to an output 
channel, and the other is entering through the in-
put port connected to an input channel. 
Let b and d denote, respectively, the number of buffers 
and channels, ie, the degree, at each node. First, we 
observe that given the above buffering discipline, we 
must have b ~ d. To see this, assume that L :> d, and 
consider the following sequence of events at a node with 
all buffers initially empty: At cycle t = 0, a packet Po 
arrives and is forwarded to its requested output channel 
c* at cycle t = 1. Then, at cycles t = L - d up to 
t = L-2, a total of d-1 packets, Po, i= 1, ... ,d-1, 
arrive one after another in d -1 consecutive cycles, all 
requesting the same output channel c*. Finally, at cycle 
t = L + 2, another packet Pd arrives, requesting the 
same channel c*. The worst case happens when the 
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Figure 5: Accounting of buffer allocations. 
assignment algorithm always favors the latest-arriving 
packet by requiring it to stay and avoid preemption, 
and has each occupy a distinct buffer. Given the above 
arrival sequence, at cycle t = L + 1, packet Pd - I will 
be forwarded through c·, which now becomes idle. As 
a result, each packet from PI up to Pd will have to be 
temporarily stored as it arrives. Since each packet must 
be allocated to a distinct buffer, we must have b ~ d. 
We now show that having b = d buffers is also sufficient. 
Theorem 2 Let M be a coherent network where each 
node has b packet buffers inside the router operating 
under the stated assumptions. Then b = d buffers per 
router is necessary and sufficient to always allow at least 
one packet, chosen arbitrarily by the assignment algo-
rithm at each node, to escape preemption. 
Proof. Necessity follows immediately from the pre-
ceding discussion. We proceed to establish sufficiency 
through a counting argument. Observe that a node is 
required to consider misrouting of packets in the next 
cycle only when there are new packets arriving at the 
current cycle. Figure 5 depicts an accounting of all 
possible cases of buffer allocation at the end of ~ny 
such routing cycle. Let ni up to n7 denote, respec-
tively, the number of packets or buffers in each case; 
and no denote the number of newly arrived packets. 
Then, for inputs, we have no + ni + n3 + n6 + nr ~ dj 
for outputs, we have ni + n6 + na + n7 ~ d. To simplify 
the counting argument, let us assume for the moment 
that no = 1. Let p. denote the privileged packet cho-
sen by the assignment algorithm to stay behind and 
avoid misrouting in the following cycle. P* must be 
either a newly arrived packet or an already buffered 
packet. IT p. is a buffered packet, then either the 
newly arriving packet finds an idle output channel to 
directly cut through the node, or else we must have 
nl +n6+ne+n7 = d => n6 ~ nO+n3, which, in turn, im-
plies that there will always be an available buffer ready 
to accept it. On the other hand, if p. is a newly arriv-
ing packet, then either not + ns > 0, and, hence, there 
is a buffer ready to accept it, or else we must have 
n~+n3+n6+n7 = b = d. This, together with the above 
inequality on inputs, =* n~ ;::: no+nl =* n2 > o. Fur-
thermore, no > 0 =* nl +n6 +n7 < d. In other words, 
the packet will be able to find at least one buffer with 
a full idle packet as well as an idle output channel to 
preempt this idle packet and thus make room for itself. 
This establishes the validity for single-packet arrivals. 
Finally, repeated applications of the above argument 
then establish the validity for multiple packet arrivals, 
and, therefore, the sufficiency condition. • 
The trick in allowing the escape from misrouting for 
any arbitrarily chosen packet is to provide at least a 
critical, minimum number of buffers that is sufficient 
to assure either that empty buffen still exist, or that 
all buffers have been occupied, and, hence, that there 
is some other packet that can be misrouted instead. 
The particular number required depends on the adopted 
buffering structure and discipline; adding more buffers 
per node will allow the assignment algorithm to operate 
with more flexibility and perform better. In any case, 
by having a sufficient number of buffers, competition of 
profitable channel access is transformed into a compe-
tition for the right to stay behind and wait until the 
winner's profitable channel becomes available, at which 
time it will be forwarded. Hence, winnen chosen by 
the assignment algorithm will have the chance to follow 
the actual paths determined by the routing relations. 
In a sense, assurance of packet delivery has now been 
reduced to that of picking cor18utent winners across the 
network. 
Packet-Priority Assignments. An effective scheme 
for picking consistent winnen that is independent of any 
particular network topology is to resolve the channel-
access conflicts according to a priority assignment. In 
particular, the process of forwarding a packet towards 
its destination can be viewed as a sequence of actions 
performed to reduce the packet's distance from destina-
tion, provided that the set R = {R.} of routing rela-
tions is defined in terms of an underlying metric of the 
network. In this case, as the result of a channel-access 
conflict, the winner will be routed along a profitable 
channel, thus decreasing its distance from the destina-
tion. The losers, depending on whether or not they are 
misrouted along the remaining unprofitable channels, 
mayor may not increase their distance from destina-
tion. Ideally, one would prefer a strict monotonic de-
crease of distance to destination for each packet routed 
in the network. As this is impossible under our adaptive 
model, the alternative is to ensure monotonic decrease 
over a sequence of exchanges involving multiple pack-
ets. This can be achieved by giving higher priority to 
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packets with shorter distances from destination then to 
those with longer distances, as follows: 
Pl > P2 ~ Dl < D 2 , 
where P is a packet's priority and D its distance from 
destination. We JlOW show that this is sufficient to guar-
antee livelock freedom. 
Theorem 3 A packet-to-channel assignment strategy 
that observes the defined distance priority, together 
with the set R of metric-based routing relations, guar-
antees livelock freedom in a network. 
Proof. At the beginning of a routing cycle, let D > 0 
be the minimum packet distance from destination. Dur-
ing this cycle, a packet with distance D competes with 
other packets for channels leading to its destination. If 
it wins the competition, it will be forwarded along a 
profitable channel within L cycles. It it loses, it must 
be to another packet also distance D away from its desti-
nation, according to the defined priority. In both cases, 
the minimum distance is reduced to < D within L cy-
cles. Therefore, D will eventually be reduced to zero, in 
which case a successful packet delivery occurs and the 
above argument can be applied again to assure repeated 
deliveries. This establishes livelock freedom. • 
Observe that although the distance priority alone suf-
fices to guarantee global progress in a message network, 
no corresponding statement can be made concerning 
each individ ual packet. This is because it is possible for 
packets that are far away from their destinations to be 
repeatedly defeated by newly injected packets that are 
closer to their respective destinations. A more complex 
priority scheme that assures delivery of every packet can 
be obtained by augmenting the above simple scheme 
with age information, with higher priorities assigned to 
older packets: 
(All Dd > (A~, D~) ~ 
(Al > A2) V ((Al = A~) 1\ (Dl < D2 )), 
where A is a packet's age, that is, the number of routing 
cycles elapsed since the injection of the packet. Empiri-
cal simulation results indicate that the simple distance-
assignment scheme is sufficient for almost all situations, 
except under an extremely heavy applied load. 
Network-Access Assurance 
A different kind of progress assurance that requires 
demonstration under our adaptive formulation is the 
ability of a node to inject packets eventually. Because 
of the requirement to maintain strict balance of input 
and output data rates, a node located in the center of 
heavy traffic might be denied access to the network in-
definitely. Figure 6 depicts a possible conceptual re-
alization of a message interface. Its operation is simi-
lar to the register insertion ring interface described in 
I 
F'-om Input Cndnnel 
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From Processor /~emory 
To Processor/Memory 
Figure 6: Inside the message interface. 
[12]. It uses two FIFO buffers that can be connected to 
the output channel towards the network via a switch. 
Whenever the node has a packet to transmit, it loads 
the packet into the injection buffer as soon as the buffer 
becomes empty. When message traffic arrives from the 
network input channel, it passes through the destina-
tion check logic, which redirects any traffic destined to 
this node to the node memory. Any remaining passing 
traffic is loaded into the cut-through buffer, which is 
normally connected to the output channel. Whenever 
the cut-through buffer becomes empty, the control logic 
checks to see if there is an output packet waiting for 
injection. In such case, the switch is toggled so that 
the output channel is connected to the injection buffer, 
and the injection proceeds. As the output packet is 
being forwarded, any passing traffic is loaded into the 
cut-through buffer. The switch connection is flipped 
back to the cut-through buffer after injection has been 
finished, and the process repeats. The main interesting 
property of the message interface for our current discus-
sion is that it provides the mechanism to capture and 
accumulate inter packet gaps, which need not be con-
tiguous, as empty spaces inside the cut-through buffers. 
When enough space has been collected, ie, the entire 
packet length, hence, an entire empty buffer, another 
new packet can be injected into the network. With such 
a mechanism, the question of assuring eventual packet 
injection is translated into that of assuring arrival of 
enough interpacket gaps whenever a node has a packet 
injection outstanding. 
Round-Trip Paekets. One simple way to assure net-
work access is to have each packet delivered by the net-
work be returned to its original sender upon arrival at its 
destination. Since each message interface starts with an 
empty injection buffer, consumption of its own round-
trip packets will always restore its ability to inject the 
next source-queued packet. More sophisticated versions 
of such a scheme will use several cut-through buffers, 
and will demand that packets be returned only if the 
stock of empty cut-through buffers has been depleted 
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below a predetermined threshold. In this way, the num-
ber of round-trip packets can be dramatically reduced 
when traffic is relatively moderate. Unfortunately, as 
traffic density increases, the population of round-trip 
packets also increases, thus further decreasing useful 
network bandwidth. 
Paeket-Injeetion Control. A different scheme that 
does not incur this overhead is to have the nodes main-
tain a bounded synchrony with neighbors on the total 
number of injections. Nodes that fall behind will, in 
effect, prohibit others from injecting until they catch 
up. We shall adopt the convention that a node hav-
ing no packet to inject has a nu.ll packet queued up; 
ie, during each routing cycle, every node either has a 
null or real packet ready to inject or else is in the pro-
cess of injecting a real packet. The null-packet con-
vention is required to prevent quiescent nodes that do 
not have any packet to inject from blocking injections 
in the active nodes. Our scheme is to introduce local 
6ynchronization among neighboring nodes such that the 
total number of packets injected by a node after each 
routing cycle will not differ by more than K, a positive 
constant, from those of its neighbors. We assume that 
each node explicitly maintains records of the total num-
ber of packet injections made by each of its neighbors, 
measured relative to that of iu own, and that the infor-
mation required to update these records in each node 
is exchanged on separate direct links between the mes-
sage interfaces among neighbors. A node is allowed to 
inject its queued packet only if its own number of to-
tal injections is fewer than K packet injections ahead 
of its minimum neighbor. Nodes that are allowed to 
inject will examine their queued packets. Null packets 
are always injected by convention, whereas real packets 
are injected only if the injection mechanism described 
previously finds at least one empty buffer available to 
absorb the injection transient. We now show that, with 
eventual delivery of the packets already injected, this 
injection synchronization protocol establishes coopera-
tion among the nodes to assure the eventual occurrence 
of empty cut-through buffers in the message interface 
for nodes that have real packets waiting for injection as 
permitted by the protocol. 
Lemma 4. A node that has a packet waiting for injec-
tion that is permissible under the above injection pro-
tocol will eventually inject. 
Proof. Observe that, by convention, if the pending 
packet is null, the node is able to inject immediately, 
so that the lemma is true vacuously. We now proceed 
to establish its validity for real packets. Suppose, to 
the contrary, that a particular node, n E N, is blocked 
from injection indefinitely because the injection mech-
anism cannot accumulate sufficient empty buffer space 
to absorb the injection transient. Our injection proto-
col then dictates that its neighbors also will be blocked 
indefinitely from injecting. These, in turn, indefinitely 
block their neighbors, and so on. Given a finite network, 
all nodes are eventually blocked from any further injec-
tion, and eventually no new packet can enter the net-
work. Given the eventual delivery guarantee for packets 
already injected, ultimately the network will be void of 
packets; at that point, the input channel to the inter-
face of n will become idle, thus enabling it to resume 
the accumulation of empty spaces inside the cut-through 
buffer. Eventually, it will have collected enough spaces 
to enable the injection of its queued packet into the net-
work. This contradicts the original indefinite blocking 
assumption of n, and thereby establishes the validity of 
the lemma. • 
We are now ready to show that by following the above 
injection protocol every individual node will eventually 
be permitted to inject, and, hence, according to the 
above lemma, all will eventually inject. Specifically, let 
M be a network, and let T. denote the total number of 
packet injections from node", E N since initialization. 
We now prove that n is strictly increasing over time. 
Theorem 5 Given the injection protocol and a finite 
network that is livelock free, the total number of packet 
injections for each node strictly increases over time. 
Proof. During a routing cycle, let t = minn,EN T. 
denote the minimum among numbers of packet injec-
tions since initialization, taken over all the nodes of the 
network, and let S = {no E NIT. = t} denote the set 
of nodes that have recorded the minimum number of 
packet injections since initialization. Since K > 0, ac-
cording to our protocol, every node n E S is permitted 
to inject. Lemma 4 then guarantees eventual injections 
from all of the nodes in Sj hence, t, the minimum num-
ber of packet injections per node, is guaranteed to even-
tually increase over time. This, in turn, guarantees that 
1; strictly increases over time, V'no EN. • 
Hence, we are assured of eventual packet injection for 
each individual node of the network. In other words, 
the above theorem establishes fairneu in network acce88 
among all the nodes. 
Performance Comparisons 
An extensive set of simulations was conducted to ob-
tain information concerning the potential gain in per-
formance by switching from the oblivious wormhole to 
the adaptive cut-through technique. We now summa-
rize very briefly the typical kind of behaviors observed in 
these simulations. A much more detailed discussion can 
be found in [5J. Among the various statistics collected, 
the two most important performance metrics in commu-
nication networks are network throughput and meuage 
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latency. Figure 7 plots the sustained normalized net-
work throughput versus the normalized applied load of 
the oblivious and adaptive schemes for a 16 x 16 2D-
mesh network under random traffic. The normaliza-
tion is performed with respect to the network bisection 
bandwidth limit. Starting at a very low applied load, 
the throughput curves of both schemes rise along a unit 
slope line. The oblivious wormhole curve levels off at 
~ 45 - 50% of normalized throughput but remains sta-
ble even under an increasingly heavy applied load. In 
contrast, the adaptive cut-through curve keeps rising 
along the unit slope line until it is out of the range of 
collected data. It should be pointed out, however, that 
the increase in throughput obtained is also partly due to 
the extra silicon area invested in buffer storage, which 
makes adaptive choices available. 
Figure 8 plots the message latency versus normalized 
throughput for the same 2D-mesh network for a typical 
message length of 32 flits. The curves shown are typ-
ical of latency curves obtained in virtual cut-thrqugh 
switching [6J. Both curves start with latency values 
close to the ideal at very low throughput, and remain 
relatively flat until they hit their respective transition 
points, after which both rise rapidly. The transition 
points are ~ 40% and 70%, respectively, for the oblivi-
ous and adaptive schemes. In essence, adaptive routing 
control increases the quantity of routing service, ie, net-
work throughput, without sacrificing the quality of the 
provided service, ie, message latency, at the expense of 
requiring more silicon area. 
Summary 
Seve.ral issues related to adaptive cut-through routing 
have been addressed in the course of this research, 
and we did not encounter any insurmountable problem. 
Rather, the simplicity of these resolution mechanisms 
gives us hope that the adaptive scheme can be made to 
improve on the already highly evolved oblivious routing 
scheme. The discussion in this paper has focused on 
issues concerning the fea8ibility of the proposed adap-
tive routing framework. Within this framework, we 
also have studied and found promising approaches to 
fault-tolerant routing. Clearly, more work remains to 
be done. Perhaps the most challenging of all is to real-
ize on 8ilicon. the set of ideas outlined in this study. 
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